

Refine Search

Search Results -

Term	Documents
BUS	188221
BUSES	46947
BUSSES	16155
CONTROLLER	329016
CONTROLLERS	69719
(3 AND (BUS ADJ CONTROLLER)).USPT.	0
(L3 AND BUS ADJ CONTROLLER).USPT.	0

Database:

US Pre-Grant Publication Full-Text Database
 US Patents Full-Text Database
 US OCR Full-Text Database
 EPO Abstracts Database
 JPO Abstracts Database
 Derwent World Patents Index
 IBM Technical Disclosure Bulletins

Search:

L30

Refine Search

Recall Text

Clear

Interrupt

Search History

DATE: Tuesday, January 18, 2005 [Printable Copy](#) [Create Case](#)

Set Name Query

side by side

Hit Count Set Name

result set

DB=USPT; PLUR=YES; OP=ADJ

<u>L30</u>	L3 and bus adj controller	0	<u>L30</u>
<u>L29</u>	L3 and controller	4	<u>L29</u>
<u>L28</u>	PCI and peer adj bus and interference and host adj bus	0	<u>L28</u>
<u>L27</u>	PCI and peer adj bus and interference and noise and host adj bus	0	<u>L27</u>
<u>L26</u>	L22 and interfer	0	<u>L26</u>
<u>L25</u>	L22 and interference	1	<u>L25</u>
<u>L24</u>	L21 and process adj bus	0	<u>L24</u>
<u>L23</u>	L21 and transaction adj bus	0	<u>L23</u>

<u>L22</u>	L21 and transaction	12	<u>L22</u>
<u>L21</u>	L20 and host adj processor	31	<u>L21</u>
<u>L20</u>	PCI adj bus and host adj bus and noise	192	<u>L20</u>
<u>L19</u>	peer adj bus and host adj bus and noise	0	<u>L19</u>
<u>L18</u>	moriarty and peer and interference	1	<u>L18</u>
<u>L17</u>	L16 and transaction adj bus	3	<u>L17</u>
<u>L16</u>	PCI and bus and interference and peer and host	69	<u>L16</u>
<u>L15</u>	L14 and host adj processor	1	<u>L15</u>
<u>L14</u>	L13 and transaction adj bus	4	<u>L14</u>
<u>L13</u>	host and peer and interference	353	<u>L13</u>
<u>L12</u>	host adj channel adj peer adj channel and interference	0	<u>L12</u>
<u>L11</u>	L10	0	<u>L11</u>
<u>L10</u>	L3 and interference	0	<u>L10</u>
<u>L9</u>	L3 and interferring	0	<u>L9</u>
<u>L8</u>	L3 and interfer	0	<u>L8</u>
<u>L7</u>	host adj transaction and peer adj transaction	0	<u>L7</u>
<u>L6</u>	peer adj transaction and host adj transaction and interference	0	<u>L6</u>
<u>L5</u>	L3 and interference	0	<u>L5</u>
<u>L4</u>	L3 and interence	0	<u>L4</u>
<u>L3</u>	L2 and host adj processor	4	<u>L3</u>
<u>L2</u>	peer adj bus and host adj bus	12	<u>L2</u>
<u>L1</u>	peer adj transaction adj bus and host adj transation adj bus	0	<u>L1</u>

END OF SEARCH HISTORY